

# FOOSE 14" nVIDIA NB9M Schematics Document

uFCPGA Mobile Penryn

Intel Cantiga-PM + ICH9M

2009-04-07


REV : -1


*DY : Nopop Component  
B\_TPM : Use LOM TPM  
C\_TPM : Use China TPM*

5761 BTPM

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Foose Intel Discrete</b>			
Size A3	Document Number <b>Cover Page</b>		Rev <b>-1</b>
Date: Tuesday, April 07, 2009		Sheet 1	of 79

# Foose Intel 14" Discrete Block Diagram







5761 BTM

ICH9M

MEC5035



AZALIA BLOCK DIAGRAM



# INTEL ICH9-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit 1 of RPC.PC (Chipset Config Registers: Offset224h).This signal has a weak internal pull-down.
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit 0 of RPC.PC (Chipset Config Registers: Offset 224h)
GNT2# / GPIO53	PCIE Port Config 2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit 2 of RPC.PC2 (Chipset Config Registers:Offset 0224h) when sampled low.
GPIO20	Reserved	This signal has a weak internal pull-down. NOTE: This signal should not be pulled high
GNT1#/ GPIO51	ESI Strap, Rising Edge of PWROK.	Tying this strap low configures DMI for ESI compatible operation. This signal has a weak internal pull-up. NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3# / GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	The signal has a weak internal pull-up. If the signal is sampled low, this indicates that the system is strapped to the "top-block swap" mode (IntelR ICH9 inverts A16 for all cycles targeting BIOS space). The status of this strap is readable via the Top Swap bit (Chipset Config Registers:Offset 3414h:bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	This field determines the destination of accesses to the BIOS memory range. Signals have weak internal pull-ups. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 11).This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	Signal has weak internal pull-up.Sets bit 27 of MPC.LR (Device 28: Function 0: Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	The signal has a weak internal pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status of this strap is readable via the NO REBOOT bit (Chipset Config Registers:Offset 3410h:bit 5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	See IntelR ICH9 Family XOR Chains In-Circuit Tester Package for functionality information. This signal has a weak internal pull-up. NOTE: This signal should not be pulled low unless using XOR Chain testing.
GPIO33 / HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	This signal has a weak internal pull-up resistor. If sampled low, the Flash Descriptor Security will be overridden. If high, the security measures defined in the Flash Descriptor will be in effect.NOTE: This strap should only be enabled in manufacturing environments.
GPIO49	DMI Termination Voltage Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SPI_MOSI	Integrated TPM Enable Rising Edge of PWROK.	This signal has a weak internal pull-down resistor. When the signal is sampled low the Integrated TPM will be disabled. When the signal is sampled high the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enabled.NOTE: This signal is required to be floating or pulled low for desktop applications.

XOR Chain Entrance Strap		
ICH_RSVD tp3AZ_DOUT_ICH		Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (default)
1	1	Set PCIE port cofig bit1

A16 swap override strap	
PCI_GNT#3	low = A16 swap override enable high = default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC (Default)

Enable VccSus1_05,VccSus1_5,VccCl1_5		
SM_INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable

No Reboot Strap	
SPKR	LOW = Defaule High=No Reboot

## PCIE Routing

LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	R5U241
LANE4	No use
LANE5	GIGA LAN
LANE6	No use

## SATA Routing

SATA0	HDD
SATA1	ODD
SATA4	No use
SATA5	Dock eSATA

## PCI ROUTING

	IDSEL	INT	REQ	GNT
No use	AD17	1	B C D	1

## USB TABLE

USB	
Pair	Device
0	Charge USB (LEFT SIDE TOP)
1	USB1 (LEFT SIDE BOTTOM)
2	USB2 (RIGHT SIDE TOP)
3	USB3 (RIGHT SIDE BOTTOM)
4	WebCAM
5	WWAN
6	Bluetooth
7	R5U241
8	DOCK1
9	DOCK2
10	Biometric
11	BCM5761E

## ICH9-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 10K
DPRSLPVR/GPIO16	PULL-DOWN 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LAD[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

5761 BTPM




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				
<b>Foose Intel Discrete</b>				
Size	Document Number			Rev
A3	<b>Table of Content</b>			<b>-1</b>
Date:	Tuesday, April 07, 2009		Sheet 6 of	79



**SSID = CPU**



5761 BTPM





Title	<b><i>Foose Intel Discrete</i></b>
-------	------------------------------------

Size C	Document Number <b>CPU-FSB(1/2)</b>	Rev <b>-1</b>
-----------	--	------------------

Date: Tuesday, April 07, 2009 Sheet 8 of 79




**SSID = CPU**



***BLANK***

SSID = MCH



H\_SWING routing Trace width and  
Spacing use 10 / 20 mil

H\_SWING Resistors and  
Capacitors close  
Cantiga 500 mil ( MAX )

Montevina Schematic

Checklist v2.0 :

```
| 221 1% pull high 100
| 1% pull low
```





\_\_\_\_\_

H\_RCOMP routing Trace width and  
Spacing use 10 / 20 mil


Place near to chip ( < 0.5")

\* is current setting      \* is default setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 <span style="color: green;">★</span> <span style="color: red;">★</span>
CFG 6	ITPM enable	ITPM disable <span style="color: green;">★</span> <span style="color: red;">★</span>
CFG 7	TLS cipher suite with no confidentiality	TLS cipher suite with confidentiality <span style="color: green;">★</span> <span style="color: red;">★</span>
CFG 9	Reverse Lanes	Normal Operation <span style="color: green;">★</span> <span style="color: red;">★</span>
CFG 16	FSB dynamic ODT disable	FSB Dynamic ODT enable <span style="color: green;">★</span> <span style="color: red;">★</span>
CFG 19 DMI Lane Reserved	Normal operation <span style="color: green;">★</span> <span style="color: red;">★</span>	Reverse DMI lanes
CFG 20 PCIE/SDVO Select	Only PCIE or SDVO is operational <span style="color: green;">★</span> <span style="color: red;">★</span>	PCIE and SDVO are operating simultaneously
SDVO_CTRLDATA	iHDMI/DP interface disabled <span style="color: green;">★</span> <span style="color: red;">★</span>	iHDMI/DP interface enabled
DDPC_CTRLDATA	SDVO/iHDMI/DP interface disabled <span style="color: green;">★</span> <span style="color: red;">★</span>	SDVO/iHDMI/DP interface enabled





SSID = MCH



5761 BTPM



SSID = MCH



Place R210 close to MCH within 500mils.

Place R210 close to GPU (nVidia Recommend)


PEG\_MTX\_GRP\_P0\_15] >>PEG\_MTX\_GRP\_P0\_15] 71

PEG\_MTX\_GRP\_N0\_15] >>PEG\_MTX\_GRP\_N0\_15] 71

PEG\_MTX\_GRP\_P15\_15] >>PEG\_MTX\_GRP\_P15\_15] 71

PEG\_MTX\_GRP\_N15\_15] >>PEG\_MTX\_GRP\_N15\_15] 71



SSID = MCH



5761 BTPM

SSID = MCH

+1.8V\_SUS  
U63G 7 OF 10



Pins BA36, BB24, BD16, BB21, AW16, AW13, AT13 may be left NC for DDR2 boards.

For UMA

BA36 VCC\_SMNOC  
BB24 VCC\_SMNOC  
BB21 VCC\_SMNOC  
AW16 VCC\_SMNOC  
AW13 VCC\_SMNOC  
AT13 VCC\_SMNOC

Y26 VCC\_AXG  
AE25 VCC\_AXG  
AB25 VCC\_AXG  
AA25 VCC\_AXG  
AE24 VCC\_AXG  
AC24 VCC\_AXG  
AA24 VCC\_AXG  
Y24 VCC\_AXG  
AE23 VCC\_AXG  
AC23 VCC\_AXG  
AB23 VCC\_AXG  
AA23 VCC\_AXG  
A21 VCC\_AXG  
AG21 VCC\_AXG  
AE21 VCC\_AXG  
AC21 VCC\_AXG  
AA21 VCC\_AXG  
Y21 VCC\_AXG  
AF20 VCC\_AXG  
AE20 VCC\_AXG  
AC20 VCC\_AXG  
AB20 VCC\_AXG  
AA20 VCC\_AXG  
T17 VCC\_AXG  
T16 VCC\_AXG  
AM15 VCC\_AXG  
AL15 VCC\_AXG  
AE15 VCC\_AXG  
AH15 VCC\_AXG  
AG15 VCC\_AXG  
AF15 VCC\_AXG  
AB15 VCC\_AXG  
AA15 VCC\_AXG  
Y15 VCC\_AXG  
U15 VCC\_AXG  
AN14 VCC\_AXG  
AM14 VCC\_AXG  
U14 VCC\_AXG  
T14 VCC\_AXG


POWER  
VCC SM

VCC GFX NCTF

VCC GFX



VCC SM LF

AV44 VCCSM LF1  
BA37 VCCSM LF2  
AM40 VCCSM LF3  
AV21 VCCSM LF4  
AV5 VCCSM LF5  
AM10 VCCSM LF6  
BB13 VCCSM LF7



Red is for UMA

Supply	Signal Group	Imax
+1.05V_VCCP	VCC	2898.52mA
+1.05V_VCCP	VCC_AXG	8700mA
+1.05V_VCCP	VTT	852mA
+1.05V_VCCP	VCC_PEG	1782mA
+1.05V_VCCP	VCC_DMI	456mA
+1.05V_VCCP	VCCA_SM	720mA
+1.05V_VCCP	VCCA_SM_CK	26mA
+1.05V_VCCP	VCCA_HPLL	24mA
+1.05V_VCCP	VCCA_MPLL	139.2mA
+1.05V_VCCP	VCCD_HPLL	157.2mA
+1.05V_VCCP	VCCA_PEG_PLL	50mA
+1.05V_VCCP	VCCD_PEG_PLL	50mA
+1.05V_VCCP	VCC_AXF	321.35mA
+1.5V_RUN	VCC_HDA	50mA
+1.5V_RUN	VCCD_TVDD	35mA
+1.8V_SUS	VCCD_LVDS	60.31mA
+1.8V_SUS	VCC_SM	3000mA
+1.8V_SUS	VCC_SM_CK	124mA
+1.5V_RUN	VCCA_PEG_BG	414uA
+3.3V_RUN	VCC_HV	105.3mA



POWER  
VCC CORE

VCC NCTF

VCC NCTF

CANTIGA-GM-GP-U-NF

+1.05V\_VCCP

AM22 VCC\_NCTF  
AL32 VCC\_NCTF  
AK32 VCC\_NCTF  
AJ32 VCC\_NCTF  
AH32 VCC\_NCTF  
AG32 VCC\_NCTF  
AE32 VCC\_NCTF  
AC32 VCC\_NCTF  
AA32 VCC\_NCTF  
Y32 VCC\_NCTF  
W32 VCC\_NCTF  
U32 VCC\_NCTF  
AM30 VCC\_NCTF  
AL30 VCC\_NCTF  
AK30 VCC\_NCTF  
AH30 VCC\_NCTF  
AG30 VCC\_NCTF  
AE30 VCC\_NCTF  
AC30 VCC\_NCTF  
AA30 VCC\_NCTF  
Y30 VCC\_NCTF  
W30 VCC\_NCTF  
U30 VCC\_NCTF  
AL29 VCC\_NCTF  
AK29 VCC\_NCTF  
AJ29 VCC\_NCTF  
AH29 VCC\_NCTF  
AG29 VCC\_NCTF  
AE29 VCC\_NCTF  
AC29 VCC\_NCTF  
AA29 VCC\_NCTF  
Y29 VCC\_NCTF  
W29 VCC\_NCTF  
U29 VCC\_NCTF  
AL28 VCC\_NCTF  
AK28 VCC\_NCTF  
AJ28 VCC\_NCTF  
AH28 VCC\_NCTF  
AG28 VCC\_NCTF  
AE28 VCC\_NCTF  
AC28 VCC\_NCTF  
AA28 VCC\_NCTF  
Y28 VCC\_NCTF  
W28 VCC\_NCTF  
U28 VCC\_NCTF



5761 BTPM



***BLANK***

5761 BTM





<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Foose Intel Discrete</b>			
Size C	Document Number <b>Reserve for Calpella</b>		Rev <b>1</b>
Date: Tuesday, April 07, 2009			
Sheet 17 of 79			



SSID = MEMORY

DIMM2 H=9.2mm REVERSE TYPE



DDR2-200P-21-GP-U1  
62.10017A51




5761 BTM



**SSID = ICH**




**SSID = ICH**





**SSID = ICH**









5761 BTPM



Title			
<b>Foose Intel Discrete</b>			
Size	Document Number	Rev	
C	<b>ICH9-POWER&amp;GND(4/4)</b>	-1	
Date:	Tuesday, April 07 2009	Sheet	23 of 70

SSID = AUDIO








## SSID = AUDIO

Symbol: 74.06040.013












Main: 74.09789.B13

**Second: 74.06040.013**




SSID = 1394

CAPs close to chip  
SC: Change 0.01uF to 0.1uF for ES2




SSID = LOM

SYMBOL: 71.05761.00U



SSID = TCM



Base Address	BA1 PIN3	BA0 PIN9
EE/EF	0	0
7E/7F	0	1
2E/2F	1	0
4E/4F	1	1


Default EE/EF as Amy recommended

J		
	1 (default)	0
PIN12	FLASH	SRAM


J has internal PU with PIN12.

Status	PIN8	PIN9
Normal mode	0	X
Jtag mode	1	0
Normal mode	1	1

SSID = KBC



SSID = KBC




5761 BTPM









SSID = Reset .Suspend







5761 BTTPM



# SSID = Reset.Suspend



## R5U241 Power Switch



5761 BTPM

# SSID = PWR.Support


TABLE  
MAXIM & INTERSIL BOM DIFFERENCES

REF DES	MAXIM	INTERASIL	TI
R411	8.45K 1%	DUMMY	DUMMY
C98	0.01uF	0.1uF	0.1uF
C459	0.1uF 10V	DUMMY	200P 10V
C5	1uF 10V	DUMMY	1uF 10V
R16	365K 1%	215K 1%	309K 1%
R434	0 5%	10 5%	0 5%
R414	0 5%	10 5%	0 5%
C473	DUMMY	0.22uF	0.1uF
C457	DUMMY	0.22uF	0.1uF
C442	0.01uF	DUMMY	DUMMY
C453	0.1uF 10V	DUMMY	DUMMY
C36	220uF 50V	DUMMY	DUMMY
D23	RB751V-40	DUMMY	RB751V-40
C58	3.3nF	DUMMY	DUMMY
R64	1 1%	0 5%	0 5%
R394	100 5%	0 5%	0 5%
R110	0 5%	8.45K 1%	8.45K 1%
R401	10K 5%	2.2K 5%	4.7K 5%
C441	0.01uF	DUMMY	DUMMY
C449	0.01uF	DUMMY	DUMMY
R397	1K 5%	DUMMY	DUMMY
Q41	ISS355	DUMMY	DUMMY
C16	1uF 10V	1uF 10V	DUMMY
R30	33 1%	DUMMY	DUMMY
R408	DUMMY	DUMMY	0 5%
R400	DUMMY	DUMMY	200K 5%
R403	DUMMY	DUMMY	7.5K 5%
C450	DUMMY	DUMMY	51P 10V
C444	DUMMY	DUMMY	200P 10V
C448	DUMMY	DUMMY	130P 10V
C446	DUMMY	DUMMY	0.1uF
C483	DUMMY	DUMMY	0.1uF
R438	10K 1%	10K 1%	DUMMY
R412	DUMMY	DUMMY	10K 5%
R440	15.8K 1%	15.8K 1%	DUMMY
R407	DUMMY	DUMMY	10K 5%
R9	0 5%	10 5%	0 5%
C482	DUMMY	DUMMY	DUMMY
C12	DUMMY	DUMMY	DUMMY
R435	0 5%	10 5%	0 5%

## \*PIN NAME DIFFERENCES\*

PIN	MAXIM	INTERASIL	BQ24745
1	GND	NC	ICREF
3	REF	VREF	VREF
4	CCS	ICOMP	EAO
5	CCI	NC	EAI
6	CCV	VCOMP	FBO
7	DAC	NC	CE
8	IINP	ICM	VICM
11	VDD	VDDSMB	VDDSMB
14	BATSEL	NC	NC
15	FBSA	VFB	VFB
16	FBSB	NC	NC
17	CSIN	CSON	CSON
18	CSIP	CSOP	CSOP
20	DLO	LGATE	LGATE
21	LDO	VDDP	VDDP
23	LX	PHASE	PHASE
24	DHI	UGATE	UGSTE
25	BST	BOOT	BOOT
26	VCC	VCC	ICOUT

"NC" means no-connect



MAX 8731A/ISL88731

Adapter	Trip Current	R416	R502	R501	R504
(W)	(A)				
65	3.17	57.6K	13.0K	105	24.9K
90	4.43	51.1K	17.8K	348	33.2K

\*R504 is populated if ADAPT\_TRIP\_SEL is used to program for the next lower adapter.

BQ247451

Adapter	Trip Current	R416	R502	R501	R504
(W)	(A)				
65	3.17	57.6K	12.4K	205	24.3K
90	4.43	51.1K	16.9K	499	32.4K


\*R504 is populated if ADAPT\_TRIP\_SEL is used to program for the next lower adapter.

5761 BTPM



**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taippei Hsien 221, Taiwan, R.O.C.

File	Document Number	Rev
Size	DCIN	1
Date: Tuesday, April 07, 2009	Sheet 34 of 79	

```
SSID = PWR.Support
```



SSID = RBATT




5761 BTPM



Title			
<b>Foose Intel Discrete</b>			
Size	Document Number	Rev	
C	<b>DOCK DCIN/BATT Connector</b>	<b>-1</b>	
Date:	Tuesday, April 07, 2009	Sheet	35 of 79

SSID = Charger



5761 BTPM



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Time

**Foose Intel Discrete**

Size C	Document Number <b>Charger-BQ24745</b>
-----------	---

Date: Tuesday, April 07, 2009

Sheet 36 of 7

	R
	F

SSID = PWR.Plane.Regulator\_3p3v5v

Design Current = 8.2A  
Peak Current = 11.9A  
OCP min = 13.1A

Design Current = 7.4A  
Peak Current = 10.6A  
OCP min = 13.5A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 1.50H MPLC0730L1R5 NEC\_TOKIN 8.8Arms 68.1R510.20C  
O/P cap: 220U 6.3V 6TPE220M 25mOhm 2.4Arms Sanyo/77.22271.17L  
O/P cap: 220U 6.3V 6TPE100MAZB 35mOhm 1.4Arms Sanyo/77.22271.17L  
H/S: FDS8880 SO-8/ 12mOhm/ 4.5Vgs/ 84.08880.037  
L/S: FDS6676AS SO-8/ 7.25mOhm/ 4.5Vgs/ 84.06676.A37


SKIPSEL	GND	FLOAT/VREF2	V5IN
Operating Mode	Auto Skip	OATM	PWM
TONSEL	GND	VREF2 or Float	V5FILT
CH1 Freq	400kHz	400kHz	200kHz
CH2 Freq	500kHz	300kHz	300kHz

TABLE1		
MAXIM ,INTERSIL & TI BOM differences		
	MAXIM	INTERSIL
R	10ohm	NO STUFF
C	1uF	0.1uF




		Min	Typ	Max
VOUT2 Output	3.3V Preset Output: REF2IN2 = 5V, VIN = 5.5V to 28V, SKIPSEL = 5V	3.285 (-1.4%)	3.33	3.375 (+1.4%)
	1.05V Preset Output: REF2IN2 = 3.3V, VIN = 5.5V to 28V, SKIPSEL=5V	1.038 (-1.2%)	1.05	1.062 (+1.2%)
	Tracking Output: REF2IN2 = 1.0V, VIN = 5.5V to 28V, SKIPSEL = 5V	0.99 (-1%)	1.00	1.01 (+1%)

5781 BTM


```
SSID = CPU.Regulator
```



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.45UH ETQP4LR45XFC/ 68.R4510.10A  
O/P cap: 330U 2V EEF5X0D331XE/ 79.33719.20L  
H/S: SI7686DP/ POWERPAK-8/ 14mOhm/ 4.5Vgs/ 84.07686.037  
L/S: SI7336ADP/ POWERPAK-8/ 4.8mOhm/ 4.5Vgs/ 84.07636.037




SSID = CPU.Regulator




5761 BTM

```
SSID = PWR.Plane.Regulator_1p05v
```



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 1.5UH M2PLC1040L1R0 NEC\_TOKIN 16.2Arms 68.1R01A.20D  
O/P cap: 330U 2.5V 2R5TEP330MF 15mOhm 3.1Arms Sanyo/ 77.23371.L01  
H/S: SI7686DP PowerPAK/ 11mOhm/ 4.5Vgs/ 84.07686.037  
L/S: SI7636DP PowerPAK/ 4mOhm/ 4.5Vgs/ 84.07636.037  
Switching freq-->400KHz





SSID = PWR.Plane.Regulator\_1p5v

Change BOM manually


Main Source:  
RT9035: 74.09035.033

Second Source:  
L6935: 74.06935.033  
PR254: 64.20025.6DL(20K)  
PR252: 64.10025.6DL(10K)  
PR110814: 63.00000.00L  
PC285: 78.10224.2FL  
PR110813: Dummy

Vendor	PIN6	PIN11	PIN20
L6935	VBIAS	N.C.	SS
RT9035	N.C.	VBIAS	N.C.


Vendor	PR110813	PR110814	PR254	PR252	PC285
L6935	DY	ASM	20K	10K	ASM
RT9035	ASM	DY	1K	1.13K	DY
			1.5V		

Remove Power On Logic Circuit



5761 BTM

SSID = PWR.Plane.Regulator\_1p8v0p9v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (H1-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 1.5UH MPLC1040L1R5 NEC\_TOKIN 12.7Arms 68.1R510.20D  
O/P cap: 220U 4V ST220U4VDM 40mOhm 1.9Arms Sanyo/77.22271.19L  
H/S: FDS8880 SO-8/ 12mOhm/ 4.5Vgs/ 84.08880.037  
L/S: FDS6676AS SO-8/ 7.25mOhm/ 4.5Vgs/ 84.06676.A37  
Switching freq-->400KHz

5761 BITPM

***BLANK***

5761 BTM


<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Foose Intel</b>			
Size	Document Number		Rev
<b>C</b>	<b>Reserve for Power team</b>		<b>-1</b>
Date:	Tuesday, April 07, 2009		Sheet 43 of 79

***BLANK***


5761 BTM

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Foose Intel</b>			
Size	Document Number		Rev
<b>C</b>	<b>Reserve for Power team</b>		<b>-1</b>
Date:	Tuesday, April 07, 2009		Sheet 44 of 79


# SSID = VIDEO



# SSID = Inverter



# SSID = VIDEO



5761 BTM



***BLANK***

5761 BTM

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Foose Intel</b>			
Size <b>C</b>	Document Number <b>Display Port(Reserve)</b>		Rev <b>-1</b>
Date: Tuesday, April 07, 2009		Sheet 47	of 79

***BLANK***


5761 BTM

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Foose Intel</b>			
Size <b>C</b>	Document Number <b>HDMI/DVI(Reserve)</b>		Rev <b>-1</b>
Date: Tuesday, April 07, 2009		Sheet 48 of	79




SSID = User.interface

## ITP Debug Connector




CPU

ITP Connector




5761 BITPM


**SSID = SATA** SATA ODD Connector




**SSID = SATA** SATA HDD Connector



SSID = AUDIO Speaker





SSID = AUDIO Internal MIC



5761 BTM

**SSID = LOM**

## LAN Connector



The blowout from the LAN magnetics to the RJ45 connector maintaining the distance between the two to be within 1 inch.


Hipot layout guide line update space > 50mi

Rj11 layout guide line update > 100mi

1. Route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. Pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

Green LED:Speed 10  
Orange LED:Speed 100  
Yellow LED:GigaLAN

```
SSID = Flash.ROM
```



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Foose Intel**

Size  
C

Document Number	
-----------------	--

Flash/EEPROM



Date: Tuesday, April 07, 2009

Sheet 53 of


Rev  
-1

79

SSID = USB






S	OE#	Function
X	H	Disconnect
L	L	D=1D
H	L	D=2D







5761 BTM

JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	70
17	HOST_DEBUG_RX	71
19	8051_TX	82
42	8051_RX	81

Timing diagram showing WIMAX\_LED and USB\_MCARD2\_DET# signals. WIMAX\_LED is active low, and USB\_MCARD2\_DET# is active low. Both signals are shown with a 2ns scale bar. The diagram includes labels for R105 (Do Not Stuff) and R103 (Do Not Stuff).




**SSID = Wireless**





SSID = User.interface



5761 BTM


***BLANK***

5761 BTM

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Foose Intel</b>			
Size	Document Number		Rev
<b>C</b>	<b>Reserve</b>		<b>-1</b>
Date: Tuesday, April 07, 2009		Sheet 58 of	79


SSID = Touch.Pad

### TouchPad Connector



5761 BTM


SSID = User.Interface




Biometric Connector

5761 BTM


SSID = Modem



## VBIOS Debug port





## JTAG connector



5761 BTPM

SSID = 1394




5761 BTM

***BLANK***




5761 BTM

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Foose Intel</b>			
Size <b>C</b>	Document Number <b>Express Card(Reserve)</b>		Rev <b>-1</b>
Date: Tuesday, April 07, 2009		Sheet 63 of	79


```
SSID = User.interface
```






Close to connector pin 4



## Webcam PWR CTRL





```
SSID = User.interface
```






SSID = CARDBUS



CBS\_CAD13, CBS\_CAD15 Can be used as Express Card USB differential pair.



5761 BTM


**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Foos Intel Discrete	
Size	Document Number	PCMCIA Card		Rev
C				1
Date: Tuesday, April 07, 2009			Sheet 65 of 79	


SSID = Docking



## IO Board Connector



SSID = User.interface




5761 BITPM

***BLANK***


5761 BTM

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Foose Intel Discrete</b>			
Size	Document Number		Rev
<b>C</b>	<b>Reserve</b>		<b>-1</b>
Date: Tuesday, April 07, 2009		Sheet	69 of 79


## For EMI




SSID = Mechanical




SSID = VIDEO



## SSID = Mechanical




## For RF



SSID = VIDEO



Part number: 71.0NB9M.A0U

PEG\_MRX\_GTX\_N0\_15] >> PEG\_MRX\_GTX\_N0\_15] 14  
PEG\_MRX\_GTX\_P0\_15] >> PEG\_MRX\_GTX\_P0\_15] 14  
PEG\_MTX\_GRX\_N0\_15] << PEG\_MTX\_GRX\_N0\_15] 14  
PEG\_MTX\_GRX\_P0\_15] << PEG\_MTX\_GRX\_P0\_15] 14



Close to MCH (nVidia Recommend)

NB9M-GE-S-A1-H-GP





5761 BTM

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taippei Hsien 221, Taiwan, R.O.C.

File: **Foos Intel Discrete**  
Size: **C** Document Number: **VGA PCIE(1/4)** Rev: **-1**  
Date: Tuesday, April 07, 2009 Sheet: 71 of 79

**SSID = VIDEO**



Mapping Mode B

	0-31	31-63
CMD0	A4	
CMD1	RAS*	RAS*
CMD2	A5	
CMD3	BA1	BA1
CMD4		A2
CMD5		A4
CMD6		A3
CMD7	CS1*	CS1*
CMD8	CS0*	CS0*
CMD9	A11	A11
CMD10	CAS*	CAS*
CMD11	WE*	WE*
CMD12	BA0	BA0
CMD13		A5
CMD14	A12	A12
CMD15	RST/ODT	RST/ODT
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	CKE
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	
CMD23	A8	A8
CMD24	A3	
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2

NO USE

NO USE










5761 BTPM



File			
<b>Foose Intel Discrete</b>			
Size	Document Number	Rev	
<b>C</b>	<b>VGA VRAM(2/4)</b>	<b>-1</b>	
Date:	Tuesday, April 07, 2009	Sheet	72 of 79



## SSID = VIDEO








***BLANK***

# SSID = PWR.Plane.Regulator\_GFX



5761 BTM

***BLANK***

# Version Change List

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	51	20081215	Wistron	Display port and HDMI no sound/ HDCP key fail	Change HDCP ROM package to S08	
2	36	20081215	Wistron	Can't read VGA temperature from 4002 diode5	Swap VGA thermal DP/DN to match 4002 Dide5	
3	34, 46	20081215	Wistron	Boot fail/ RTC stop issue	Connect RUNPWROK to 1.05V_PWRGD	
4	55	20081215	Wistron	GPU_CORE can't meet 1.09V	Change PR8262 to 47K	
5	55	20081215	Wistron	GPU_VID_1 leakage and S3 hang up issue	Add inverter circuit for GPU_VID_0 and dummy PQ5114 and PR5466	
6	40	20081215	Wistron	Fine tune +3.3V_RUN sequence	Change C230 to 1000pF	
7	18	20081215	Wistron	MAX4885E doesn't have leakage	Remove D954	
8	19	20081215	Wistron	Prevent connector CCD1 pin1 power pin short to GND issue	Add 10ohm between pin1 and GND	
9	19	20081217	Wistron	WebCAM power control circuit is unnecessary	Dummy WebCAM power control circuit	
10	18	20081217	Wistron	CRT EA HSYNC/VSYSN fall time fail	Add buffer for HSYNC/VSYSN	
11	30	20081225	Wistron	WLAN/WWAN reset EA fail	Change R101 to 120ohm and R337 to 100ohm	
12	48	20081225	Wistron		Add EMI CAPs	
13	46	20081229	Wistron		Add L6935 as 1.5V power second source	
14	48	20081230	Wistron		Add EMI/RF CAPs	
15	43, 46, 47, 55	20081231	Wistron		Change PR441,PR290,PR8261, PC23 resistor value	
16	26	20090212	Wistron	For R5U241 ES2 sample	Change R5U241 power CAPs to 0.1uF for ES2 sample and install R99/R100 and dummy R110/R108	
17	26	20090223	DELL	For TCM circuit update	Change R5350&R5351 to 1K, dummy R347, remove R8171	
18	54	20090224	DELL	For USB power share circuit update	Change C146 to 2.2uF	
19	70	20090225	Wistron		Add EMI/RF input	
20	70	20090227	Wistron	For SD card issue	Change R8273/R8274/R8275/R8276/R8277 to 68.00084.C21	
21	61	20090330	Wistron	For RF noise	Change R505 to 64.49R95.6DL C566 to 78.8R274.1F1	-1
22	28	20090401	DELL	For TCM circuit update	Change C6387 to 78.10424.2BL and dummy R8149	-1
23	24	20090401	Wistron	For RF noise	Add RF CAP change R467 R505 to 64.49R95.6DL Change C67 C566 to 78.8R274.1F1	-1
24	70	20090402	Wistron	For RF noise	Add RF CAPs and SPRING7	-1
25	37	20090407	Wistron	For Power team request	Dummy PD46	-1
26	60	20090407	Wistron	Dummy FP1	Dummy FP1	-1

5761 BITPM

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>Foose Intel</b>			
Size <b>C</b>	Document Number <b>EE Change List</b>	Rev <b>-1</b>	
Date: Wednesday, April 08, 2009		Sheet 79 of 79	